

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/617,746	07/14/2003	Tatsuya Shimoda	109486.01	3044	
25944 75	590 05/16/2005		EXAMINER		
OLIFF & BERRIDGE, PLC			NGUYEN, TUAN H		
P.O. BOX 19928 ALEXANDRIA, VA 22320			ART UNIT	PAPER NUMBER	
	,		2813		
			DATE MAILED: 05/16/2003	DATE MAILED: 05/16/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

	· · · · · · · · · · · · · · · · · · ·		
	Application No.	Applicant(s)	
Office Antion Commence	10/617,746	SHIMODA ET AL.	. Yva
Office Action Summary	Examiner	Art Unit	
	Tuan H. Nguyen	2813	
The MAILING DATE of this communication app Period for Reply	pears on the cover sheet with the c	orrespondence address	
A SHORTENED STATUTORY PERIOD FOR REPL' THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.1 after SIX (6) MONTHS from the mailing date of this communication. - If the period for reply specified above is less than thirty (30) days, a reply - If NO period for reply is specified above, the maximum statutory period of Failure to reply within the set or extended period for reply will, by statute Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be time within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	nely filed s will be considered timely. the mailing date of this communication. O (35 U.S.C. § 133).	
Status			•
1)⊠ Responsive to communication(s) filed on <u>01 M</u>	larch 2005.		
	action is non-final.		
3) Since this application is in condition for alloward closed in accordance with the practice under E	·		
Disposition of Claims			
4) ☐ Claim(s) 1-18 is/are pending in the application 4a) Of the above claim(s) is/are withdray 5) ☐ Claim(s) 1-12 is/are allowed. 6) ☐ Claim(s) 13-18 is/are rejected. 7) ☐ Claim(s) is/are objected to. 8) ☐ Claim(s) are subject to restriction and/or	wn from consideration.		
Application Papers			
9) The specification is objected to by the Examine	er.		
10)☐ The drawing(s) filed on is/are: a)☐ acc	epted or b) objected to by the l	Examiner.	
Applicant may not request that any objection to the	• • • • • • • • • • • • • • • • • • • •	•	
Replacement drawing sheet(s) including the correct			
Priority under 35 U.S.C. § 119			
12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of: 1. Certified copies of the priority document 2. Certified copies of the priority document 3. Copies of the certified copies of the prio application from the International Burear * See the attached detailed Office action for a list	s have been received. s have been received in Applicati rity documents have been receive u (PCT Rule 17.2(a)).	on No ed in this National Stage	
Attachment(s)			
1) Notice of References Cited (PTO-892)	4) Interview Summary		
 Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date 	Paper No(s)/Mail Do 5) Notice of Informal F 6) Other:	ate atent Application (PTO-152)	

Art Unit: 2813

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 13, 14 are rejected under 35 U.S.C. 102(b) as being anticipated by Izumi.

See Izumi, figs. 1-7 and related text on col. 1-12 which discloses the claimed manufacturing method of an EL panel including the steps of disposing a second El element including a TFT above the substrate so as to be arranged adjacent to the first EL display element such that a pitch between adjacent ones of the pixels sections are approximately constant (see col. 1, last two paragraphs).

With respect to claim 14, fig. 1 shows the first circuit sections 3 of the first El display element 1 is arranged at a side that is not adjacent the second El element 2 and wherein the second circuit section 3 is arranged at a side that is not adjacent the first El display element 1.

Claim 15 is rejected under 35 U.S.C. 102(b) as being anticipated by Namiki e al. (cited by applicant).

See Namiki et al., figs. 1-4 and related text on col. 2-4 which discloses the claimed manufacturing method of an EL panel including the steps of forming a layer 21

Art Unit: 2813

for filling a gap between the second EL display element 2 and the circuit section 15 (fig. 4).

Claims 16, 17 are rejected under 35 U.S.C. 102(b) as being anticipated by Kikuno.

See Kikuno, figs. 1-10 and related text on col. 1-4 which discloses the claimed method of manufacturing an EL panel including the step of providing a substrate 30 (fig. 1) having a first part and a second part; disposing a first EL element 10 on the first part and a second element 10 on the second part as shown in fig. 5, element 10 having the first part d2 being thicker than the second part d1 as shown in fig. 6 and paragraph bridging col. 2-3 (note that the first and second part does not necessarily refer to the first and second part of the substrate), at least a part of the first EL element 10 overlapping the second element 10 as shown in figs. 5-10.

With respect to claim 17, the first element 10 having part 11b being thicker than part 12a of the second El element (figs. 2-4), at least part 11b of the first element 10 overlapping part 12a of the second EL element 10 (figs. 5-10).

Claim 18 is rejected under 35 U.S.C. 102(b) as being anticipated by Shimazaki.

See Shimazaki, figs. 1-7 and related text on col. 2-8 which discloses the claimed method for forming an El panel including the step of disposing the first El panel and the second EL panel on the main substrate (col. 6, fourth paragraph), either the first or the second circuit part 27 not disposed between the first display part and the second display

Art Unit: 2813

part (see figs. 4a-4c and related text which shows the conductive 36 is formed under the display parts of El panel I and II, or I and IV. The same also shows in fig. 1).

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Nagae et al., Iida et al., Pierson, Dill et al., Greene et al., and Kawabata et al. are cited as of interest.

Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Response to Arguments

Applicant's arguments filed 3/1/05 have been fully considered but they are not persuasive. With respect to claim 15, since Namiki et al., figs. 1-4 and related text on col. 2-4 which discloses the claimed manufacturing method of an EL panel including the steps of disposing a first display elements 14 having circuit section 15 above the substrate; forming a layer 21 for filling a gap between the second EL display element 14 and the circuit section 15 (fig. 4), and causing extending portion of electrode 12a of one lateral side surface of the left side of the substrate 13a to electrically connect to the extending portion of the transparent electrode 12a of the right side as recognized by the applicant in the Remarks, page 10, first paragraph.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tuan H. Nguyen whose telephone number is 571-272-1694. The examiner can normally be reached on 9AM-5:30PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Carl Whitehead Jr. can be reached on 571-272-1702. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2813

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Tuan H. Nguyén ´ Primary Examiner Art Unit 2813 Page 6